

1 41980/NJP/B600-BP1707

SUB-MICRON HIGH INPUT VOLTAGE TOLERANT INPUT OUTPUT (I/O)
CIRCUIT WHICH ACCOMMODATES LARGE POWER SUPPLY VARIATIONS

5

CROSS-REFERENCE TO RELATED APPLICATION(S)

This application claims priority from provisional application number 60/260,582 entitled "Sub-Micron, high input voltage tolerant I/O circuit" filed 1/9/2001, which is hereby 10 incorporated by reference as though set forth in full.

This application also claims priority from provisional application number 60/260,580 entitled "Sub-Micron, high input voltage tolerant I/O circuit with power management support" 15 filed 1/9/2001, which is hereby incorporated by reference as though set forth in full.

FIELD OF THE INVENTION

The present invention relates to integrated circuits (ICs), such as interface circuits, that are designed having 20 reduced feature sizes, for example, 0.13 μ m. More particularly, the invention relates to ICs that include interfaces (such as input/output (I/O) circuits) that are capable of interfacing with comparatively high-voltage signals 25 from other sources, for example a 3.3 volt IC interfacing with signals from a 5 volt IC, or any other disparate ranges. Moreover, the invention relates to integrated circuits in which the semiconductor devices are biased such that the stress across the gate-oxides and junctions, as well as the 30 leakage currents, are maintained at tolerable levels.

BACKGROUND OF THE INVENTION

The trend in CMOS-based processing technology is to produce integrated circuit (IC) cores having a higher density 35 of semiconductor devices, such as transistors, and faster

clock rates than their predecessors. I/O signals, which
5 electrically connect the IC core to external components, are
accessed through I/O circuit pads that surround the IC core.
The IC core and the I/O circuit pads are generally fabricated
from the same processing technology. There is however no
requirement that they comprise the same technology and hybrid
circuits are known in the art. The inventive concepts herein
10 are applicable to a variety of fabrication technologies.

The performance of the IC cores may generally be improved
by shrinking the feature sizes of the semiconductor devices,
for example field-effect transistors (FETs). Unfortunately,
15 reducing the IC feature sizes may proportionally decrease the
maximum operating voltage that the semiconductor devices
within the IC can withstand. For example, an I/O circuit pad,
fabricated from a CMOS process having 0.30 micron features,
typically withstands a maximum operating voltage of about 3.6
20 volts. In such a case the maximum operating voltage of the I/O
circuit pad is insufficient to drive the external components
which have a higher voltage requirement, such as 5 volts.
Furthermore, if the IC is interfaced with a greater than the
maximum operating voltage, the IC may fail.

25 One way to attempt to resolve the requirements of
circuits with mismatched voltage requirements is to increase
the robustness of the fabrication process, for example by
increasing the thickness of the gate-oxide layer of the
30 semiconductor devices which comprise the IC circuitry. A thick
gate-oxide layer may provide semiconductor devices, such as
FETs, with the ability to support a higher voltage
requirement. However, this voltage robustness is commonly
accompanied by a decreases the performance of the IC, because
35 the thick gate-oxide layer reduces the overall gain of the

1 41980/NJP/B600-BP1707

devices which comprise the IC. Reducing the gain minimizes the benefit which occurs by reducing the feature size.

5

Other attempts have included increasing the complexity of the CMOS fabrication process so there are multiple sets of devices where each set meets different voltage requirements. Each set of devices requires a different gate-oxide. Each additional gate-oxide requires a separate mask. The resulting hybrid process may significantly increase the manufacturing costs of the IC.

10

One way to avoid the drawbacks of the aforementioned processing-based solutions is to use a "level-shift" chip as an external component. The IC core and the I/O circuits are fabricated from the same process. The "level-shift chip" may be fabricated from a process that supports the discrete voltage requirement by stepping up the core output signals to support the discrete voltage range and stepping down the external drive signals to support the IC core voltage range. Such a level-shift chip can be a waste of much needed space on a crowded printed circuit board and may degrade performance.

15

An I/O circuit that transforms voltages between different voltage levels without degrading the overall performance of the integrated circuit and maximizing use of space on the printed circuit board or multi-chip substrate may be beneficial. It would be a further benefit if such an I/O circuit could use voltages presented at the I/O circuit in order to provide such protective biasing.

20

25

Commonly an I/O power supply may vary +/- 10% and may vary significantly more during transient conditions. An I/O power supply may even go to zero at power off. When the I/O

power supply varies, circuits may have higher stress on the
gate-oxides of the devices in the I/O circuit, such stresses
5 may not be desirable in many process technologies. It may be
desirable to provide bias voltages to various devices in the
I/O circuit such that the device gate-oxide is protected from
high-voltages under various conditions of operation even when
the power-supply voltage varies by a large amount.

10 Embodiments of the present invention may be optimized,
for example where 5 volt input tolerance is required, even
when the power supplies are varying by a significant amount,
which may range from a maximum value to zero.

15 Embodiments of the present invention are illustrated in
an optimized form for I/O circuits where a 5 volt +/- 10%
input tolerance is required for normal operating range.
Additionally the inventive concepts herein are described in
20 terms of CMOS (Complimentary Metal Oxide Semiconductor)
integrated circuits. Those skilled in the art will readily
appreciate the fact that techniques described with respect to
CMOS ICs are readily applicable to any circuits having
disparate power supply and/or drive signal requirements for
25 different portions of the circuitry. The CMOS example chosen
is one likely to be familiar to those skilled in the art.
There is, however, no intent to limit the inventive concepts
to CMOS ICs as the techniques are equally applicable to a wide
variety of integrated circuit fabrication techniques.

30 SUMMARY OF EMBODIMENTS OF THE INVENTION

An exemplary embodiment of the invention includes an
integrated circuit having a four device input output circuit
in a push pull configuration. Two of the devices, termed
35 upper devices, comprise PMOS (P-Channel Metal Oxide

5 Semiconductor) devices and two of the devices, termed lower devices, comprise NMOS (N-channel Metal Oxide Semiconductor) devices. The devices are biased to reduce hazardous voltages across device junctions and to eliminate the magnitude of the voltage being passed on to the core circuitry. The biases are derived from the input output state of the circuit and the voltage presented to the I/O circuit connection (V_{PAD}), and the 10 variation of supply voltages. Additionally PMOS device well bias voltage is developed based on V_{PAD} and power supply voltage.

15 BRIEF DESCRIPTION OF THE DRAWINGS

15 Other features and advantages of the invention will become apparent from a description of the following figures, in which like numbers refer to similar items throughout.

20 Figure 1 is a graphic illustration of an exemplary environment in which embodiments of the invention may be utilized.

25 Figure 2 is a graphical illustration of a prior art input output circuit and connection to a circuit having a different power supply voltage.

30 Figure 3 is a schematic of a portion of a MOS (Metal Oxide Semiconductor) input output circuit in which single push and pull output devices have been replaced by two devices each.

Figure 4 is input output circuit, including a well biasing circuit, according to an embodiment of the invention.

5 Figure 5 is a graph illustrating the relationship between well voltage and pad voltage for the input (or a tristate) mode, according to an embodiment of the invention.

Figure 6 is a block diagram of I/O circuitry biasing according to an embodiment of the invention.

10 Figure 7 is a graphical representation of V_{GP1} bias voltage as a function of pad voltage (V_{PAD}).

15 Figure 8 is a graphical illustration of a circuit configuration used to provide the pad voltage to integrated circuit core circuitry.

Figure 9A is a schematic diagram of an embodiment to generate a Bias_Mid voltage, according to an embodiment of the invention.

20 Figure 9B is a schematic diagram of an alternate embodiment to generate a Bias_Mid voltage, according to an embodiment of the invention.

25 Figure 10 is a schematic diagram of an exemplary well biasing circuit, according to an embodiment of the invention.

Figure 11A is a schematic diagram of a circuit used to generate V_{GP1} .

30 Figure 11B is a schematic diagram illustration of the generation of the $V_{DD0} - V_{TP}$ voltage depicted in figure 11A.

35 Figure 11C is a graph illustrating the relationship between Bias_Mid and V_{PAD} .

5 Figure 11D is a schematic diagram depicting an exemplary illustration of a transistor implementation of block 901.

10 Figure 12A is a schematic diagram of a circuit that may be used to prevent power on stress of devices, according to an embodiment of the invention.

15 Figure 12B is a schematic diagram of a circuit that may be used to prevent power on stress of devices, according to another embodiment of the invention.

20 Figure 13 is a circuit and block diagram of a portion of an overvoltage protection circuit.

25 Figure 14 is a schematic diagram illustrating a modification of Figure 9A.

30 Figure 15 is a schematic diagram illustrating a transistor implementation of block 1401.

35 Figure 16 is a schematic diagram illustrating a transistor implementation of Figure 14.

Figure 17 is a schematic diagram of a circuit that may be used to prevent stress on devices when voltage spikes appear at an I/O pad.

Figure 18 is an embodiment of a circuit including multiple cooperating embodiments, such as those illustrated above.

DETAILED DESCRIPTION OF EMBODIMENTS OF THE INVENTION

Figure 1 is a graphic illustration of an exemplary environment in which embodiments of the invention may be utilized. In Figure 1 a personal computer system is represented generally at 101. Within the computer system is circuit board 103 on which a CPU integrated circuit chip 105 is mounted. The CPU is a type which uses 3.3 volts as its supply voltage. A keyboard interface integrated circuit chip 107 is also mounted on circuit board 103. The keyboard interface integrated circuit is one having a supply voltage of 5.0 volts. The CPU 105 is coupled to the Keyboard chip 107. The CPU 105 may be of a type which contains integrated devices that may be damaged by interfacing with a device having a higher supply voltage. Because of the disparity in supply voltages that may exist in such situations an output circuit which can compensate for the higher interface voltages may be particularly useful.

Figure 2 is a graphical illustration of a prior art input output circuit and connection. A common input output circuit comprises a pull up device, such as PMOS (P-channel Metal Oxide Semiconductor) device 215 and a pull down device, such as NMOS (N-channel Metal Oxide Semiconductor) device 217, such as illustrated in Figure 2. Devices 215 and 217 are coupled together at an input/output (I/O) pad 219. The substrate for the NMOS device is commonly coupled to ground potential, e.g. as shown at 221. The substrate for the NMOS device is typically a substrate which is common for the entire integrated circuit chip on which it resides. PMOS devices are commonly fabricated in their own isolated well.

In deep submicron fabrication, the component integrated devices can tolerate only limited differential voltages across

1 41980/NJP/B600-BP1707

their junctions. Commonly the voltage which can be tolerated across the junctions is on the order of 2.5 Volts.

5 In the Illustration of Figure #2 pad 219 interfaces to a 5 volt circuit, and hence the pad may see voltages in the neighborhood of 5.5 volts. A 5 volt signal applied to pad 219 may stress devices within the chip 105. For example if gate 10 205 of device 217 is at a zero volt potential then the voltage across the 205-203 gate-oxide may exceed 5 volts, thereby 15 stressing device 217. For this reason more than one device may be used to divide the voltages in pull up and pull down I/O circuits.

15 Figure 3 is a schematic of a portion of a MOS (Metal Oxide Semiconductor) input output circuit in which each push pull output device illustrated in Figure 2 has been replaced by two devices. That is output device 215 has been replaced by devices 301 and 303 and device 217 has been replaced by 20 devices 305 and 307. By replacing devices 215 and 217 by two devices each, the output voltage appearing at pad 309 may be safely divided over the two upper (301 and 303) and the two lower (305 and 307) I/O devices. The middle NMOS device 303 and the middle PMOS device 305 have their gates biased to 25 intermediate potentials to avoid excessive voltages under various pad voltages 309.

Figure 4 is input output circuit 404, including a well biasing circuit, according to an embodiment of the invention. 30 Devices 301 and 303 are fabricated in wells, illustrated schematically as 400 and 402, which are essentially at a floating potential. Because devices in wells at floating potential can have problems, such as device latch up, wells are commonly connected to a known bias voltage. The wells of 35 devices 301 and 303 are tied to the highest circuit potential

available using well biasing circuit 401. The inputs to the well biasing circuit are the pad voltage present on input 5 output pad 309, V_{DDO} and voltage V_{GP1} , the characteristics of which are illustrated in figure 7.

During the operation of I/O circuit 404 in an output mode (i.e. when pad 309 is in an output mode), wells 400 and 402 10 are tied to V_{DDO} . However, when pad 309 is in an input mode, the well voltage depends upon the pad voltage. In the output mode $V_{well} = V_{DDO}$.

When I/O circuit 404 is in an input mode (when pad 309 is 15 in an input mode), V_{well} depends on both the input (Pad) voltage V_{PAD} as well as V_{DDO} . If V_{PAD} is less than V_{DDO} , when input output circuit 404 in the input or tristate mode, then $V_{well} = V_{DDO}$. If V_{PAD} is greater than V_{DDO} , when input output circuit 404 20 in the input or tristate mode, then $V_{well} = V_{PAD}$. A graph of this relationship is illustrated in Figure 5.

Figure 5 is a graph illustrating the relationship between well voltage and pad voltage for the I/O circuit in an input (or a tristate) condition. As can be seen from the graph, if 25 the pad voltage is less than V_{DDO} then the well voltage is equal to V_{DDO} . If the pad voltage is greater than V_{DDO} then the well voltage is equal to the pad voltage. The well bias can thereby be changed according to changing circuit conditions.

30 Figure 6 is a block diagram of I/O circuitry 600 biasing according to an embodiment of the invention.

When I/O circuitry 600 is in the input mode, first bias circuit 407 couples the gate 403 of device 301 to V_{DDO} . In the 35 output mode, device 301 is controlled by an input from first

bias circuit 407 according to whether V_{PAD} needs to be a high or low value.

5

In the input mode second bias circuit 405 provides gate voltage V_{GP1} to the gate of output device 303. The gate voltage V_{GP1} provided to the gate of output device 303 varies from an intermediate power supply voltage, such as $V_{DDC} = 1.2$ volts, and the pad voltage presented to the circuit at input output pad 309. Such biasing prevents device 303 from being damaged due to a voltage potential across its junctions.

15 Figure 7 is a graphical representation of V_{GP1} bias voltage as a function of pad voltage (V_{PAD}). If V_{PAD} is less than V_{DDO} then V_{GP1} provided to the gate of output device 303 is equal to the intermediate supply voltage V_{DDC} . If V_{PAD} is greater than V_{DDO} then V_{GP1} provided to the gate of output device 303 is equal to V_{PAD} . In such a manner the voltage 20 between the gate of device 303 and pad 309 can be kept in a safe range to prevent damage to the junction.

To summarize the operation of the circuit of Figure 6, when the circuit 600 is in an output mode: The well biasing circuit 401 ties the wells of devices 301 and 303 to V_{DDO} . The gate of the lower PMOS device 307 is tied to an intermediate voltage, such as $V_{DDC} = 1.2$ Volts. The gate of upper NMOS device 305 is tied to an intermediate voltage, such as $V_{DDP} = 2.5$ Volts.

30

When the circuit 600 is in not in output mode, that is in the tri-state or input mode then upper PMOS device 301 and lower NMOS device 307 are turned off and devices 303 and 305 are turned on to divide the voltages of the output circuit.

35

1. 41980/NJP/B600-BP1707

5 The gate voltage of the upper NMOS device 305 is controlled by third bias circuit 409. Third bias circuit 409, when in an input or tristate mode, will increase the Bias_Mid voltage when the pad voltage increases beyond a certain threshold, for example $V_{DDP} = 2.5$ Volts.

10 Fourth bias circuit 411 works in a similar fashion to first bias circuit 407. Both bias circuits 407 and 411 work in a digital mode, either providing a first or second voltage depending on the required I/O pad 309 output voltage. In a first mode of operation, first bias circuit 407 switches between a first voltage V_{DD0} and a second lower voltage V_{DDC} gate 15 bias circuit 411 switches between providing V_{DDP} and ground potential at the same time to the gate of device 307.

20 Figure 8 is a graphical illustration of a circuit configuration used to provide the pad voltage to the core circuitry. The V_{PAD} input is coupled to the core circuitry 803 through an NMOS device 801. The gate of NMOS device 801 accepts Bias_Mid as its control voltage. Such an arrangement protects the gate source voltage of device 801 and also prevents large voltages from the input from being coupled into 25 the core circuitry when it is in the input, (tristate) or output conditions.

30 One facet of the I/O system comprising devices 301, 303, 305 and 307 is that any number of such devices may be added in parallel, in order to provide any level of drive signals needed.

35 Figure 9A is a schematic diagram illustrating how Bias_Mid voltage is generated. Block 901 is a switching circuit that switches its Bias_1 output between voltages $VDD0$

5 (3.3 Volts nominally in the present embodiment) and VDDC (1.2 Volts nominally in the present embodiment). Device 905 is a
10 PMOS device as are devices 907 and 909. Device 907 turns on when the output is enabled or the V_{PAD} is low. When device 907 is turned on, Bias_Mid is coupled to V_{DDP} . When output is not enabled i.e. the pad is in the tri-state (input only) mode and V_{PAD} is high, then $bias_1 = V_{DDO}$ and device 905 charges point 911 to $bias_1 - V_{TP}$, where V_{TP} is the threshold of device 905, and accordingly is the voltage dropped across device 905. If Bias_Mid $> V_{DDP} + V_{TP}$ then device 909 will drain current from node 911 such that $V_{DDP} + V_{TP}$ is the maximum value for Bias_Mid. Bias_Mid is always between $V_{DDP} + V_{TP}$ and $V_{DDO} - V_{TP}$, whether $V_{DDP} + V_{TP}$ or $V_{DDO} - V_{TP}$ is larger. A typical V_{TP} is .5
15 volts. The actual value of Bias_Mid will be determined by the relative sizes of devices 907 and 909.

20 Figure 9B is a schematic diagram of another embodiment for generation of Bias_Mid voltage. In Figure 9B Bias_Mid is always less than $V_{SSC} + nV_{Th}$ and greater than $V_{DDO} - kV_{TP}$, where nV_{Th} is an offset voltage due to device thresholds, for example devices 909c, 910c, 911c and 912c and kV_{TP} is also an offset voltage due to device thresholds, for example devices 907c and 908c. Where n and k are integers dependant on the number of devices employed.

25 Figure 10 is a schematic diagram of an exemplary well biasing circuit, according to an embodiment of the invention. Device 1001, when turned on, couples pad 309 to well 1005. Device 1003, when turned on, couples V_{DDO} to the well 1005. When V_{PAD} is less than V_{DDO} the gate source of device 1001 is less than the threshold voltage of device 1001, and device 1001 is turned off. When V_{GP1} is low (e.g 1.2 Volts) then device 1003 conducts, thereby coupling well 1005 to V_{DDO} . When

V_{PAD} is equal to V_{DDO} or greater then device 1001 will begin to turn on, thereby coupling the well 1005 to V_{PAD} .

5 Figure 11A is a schematic diagram of a circuit used to generate V_{GP1} . Bias_1 switches between V_{DDO} (3.3 volts) and VDDC (1.2 volts). Device 1101 couples Bias_1 to V_{GP1} . When bias_1 is 3.3 volts device 1101 is off and when bias_1 is 1.2 Volts 10 then V_{GP1} is tied to 1.2 Volts. When the V_{PAD} at 309 is greater than V_{DDO} device 1103 begins to conduct, because the gate of device 1103 is tied to $V_{DDO}-V_{TP}$, and V_{GP1} is thereby coupled to V_{PAD} .

15 Figure 11B shows a circuit which may be used to generate $V_{DDO} - V_{TP}$. The strong upper PMOS device changes the node 1150 to $V_{DDO} - V_{TP}$. In addition to the problems that may be caused when a lower supply voltage chip is interfaced with a higher voltage chip there are "power on stress" problems, which may 20 be caused when circuitry is turned on and the supplies that provide protective biases are not yet up to their full voltage. In such a case a voltage present at an I/O pad may stress devices which are coupled to that I/O pad.

25 Figure 11C is a graph illustrating the relationship between Bias_Mid and V_{PAD} . Bias_Mid is set at 2.5 volts, and remains at 2.5 volts until V_{PAD} increases beyond 2.5 volts. Thereafter Bias_Mid tracks voltage increases at V_{PAD} and becomes equal to a higher voltage when V_{PAD} increases beyond a 30 certain value.

Figure 11D is a schematic diagram depicting an exemplary illustration of a transistor implementation of block 901.

Figure 12A is a schematic diagram of a circuit that may be used to prevent power on stress of devices, according to an embodiment of the invention. The circuit illustrated in figure 12A may be used to generate the Bias_Mid voltage when V_{DDO} is not up to its nominal value. If Bias_Mid is present then devices 305 and 307, shown in Figure 8, will be protected from junction overvoltage problems even though the voltages, which ordinarily would be used to generate Bias_Mid as explained in figure 9A, are not present.

In Figure 12A devices 1201, 1203, and 1205 are arranged as a series of diode connected transistors such that a threshold voltage V_{TP} (in the present example equal to approximately .5 volts) is dropped across each device when it is conducting. When device 1207 is conducting, the pad voltage, minus the threshold voltage of devices 1201, 1203, 1205 and 1207, is connected to Bias_Mid. Device 1207, in essence, acts as a switch.

As an example, assume that V_{DDO} is initially zero volts. Zero volts at the gate of device 1209 turns it on. In such case point 1211 charges to a potential close to the pad voltage, since device 1213 is off. Point 1211 is connected to the gate of device 1214 thereby turning device 1214 off. Since V_{DDO} is zero volts, PMOS device 1219 turns on, which causes the gate of device 1207 to be coupled to Bias_Mid. When the gate of device 1207 is coupled to Bias_Mid, device 1207 turns on. Device 1207 turning on couples V_{PAD} minus the threshold voltage of devices 1201, 1203, 1205 and 1207 to Bias_Mid. When V_{DDO} is low, device 1215 provides a current leakage path for Bias_Mid to V_{DDC} or V_{DDP} . When V_{DDO} is low, the string of devices 1217 turns on and the pad voltage is coupled to Bias_Mid. Devices 1220, 1221, 1223 and 1225 act as

1 41980/NJP/B600-BP1707

protection for device 1209 in the instance where the V_{PAD} is high and V_{DDO} is low.

5

When V_{DDO} is high, point 1211 is tied to Bias_Mid because device 1213 turns on. When V_{DDO} is high, device 1219 is turned off and device 1213 is turned on, thus raising the potential at the base of device 1207 to V_{PAD} , thereby turning device 1207 off. Also device 1215 turns off when V_{DDO} is high.

10

Figure 12B is a modification of the circuitry illustrated in Figure 12A. The circuitry of Figure 12B may also be used to prevent power on stress of devices. In Figure 12B NMOS (N-channel Semiconductor) transistors 1251, 1252, and 1253 are added between Bias_Mid and node B, 1255. Transistors 1251, 1252, and 1253 limit the maximum value of Bias_Mid to approximately $V_B + 3V_{Th}$ where V_B is the voltage of node B and V_{Th} is the threshold voltage of transistors 1251, 1252, and 1253. In general if there are n NMOS transistors similarly connected in series, the maximum value of Bias_Mid is approximately $V_B + 3V_{Th}$. Node B alternatively could be coupled to a power supply voltage such as V_{DDP} , V_{DDC} or V_{SSC} . The minimum value of Bias_Mid is approximately $V_{pad} - 4V_{Tp}$, where V_{Tp} is the threshold voltage of transistors 1201, 1203, 1205, 1207.

15

20

25

Figure 13 is a circuit and block diagram of a portion of an over voltage protection circuit. Device 1001 provides a protection mechanism for the well bias. If V_{DDO} is lower than the pad voltage by V_{Tp} or more then device 1001 will turn on. If device 1001 turns on then the well is coupled, via device 1001, to the pad, and hence the well will be biased to V_{PAD} .

30

Similarly device 1301 is coupled between the pad and P_Gate , the gate of PMOS device 303 shown in figure 6. The

35

gate of device 1301 is biased so that when V_{DDO} is lower than the pad voltage by V_{Tp} or more, then device 1301 will turn on and couple P_Gate to the pad voltage, therefore if V_{DDO} is low then P_Gate will not depend on V_{DDO} for it's voltage level and instead will take the voltage level from the voltage on the pad.

10 Figure 14 is a schematic diagram illustrating a modification of Figure 9A. In Figure 14 block 901 is decoupled from the Bias_Mid signal when V_{DDO} is lower than its nominal value. The decoupling is done using block 1401. When V_{DDO} is not up to its nominal value, the node V_pwr is 15 decoupled from V_{DDP} by using block 1401 as a switch. When V_{DDO} is up to its nominal value, the node V_pwr is coupled to V_{DDP} by using block 1401.

20 Figure 15 is a schematic diagram illustrating a transistor implementation of block 1401. When V_{DDO} is greater than a certain value, NMOS 1507 is turned on thereby connecting the gate of PMOS 1505 to V_{DDC} . Connecting the gate of PMOS 1505 to V_{DDC} turns on 1505 thereby connecting V_pwr to V_{DDP} . When V_{DDO} is less than a certain value, NMOS 1507 is turned off 25 and PMOS 1506 is turned on thereby connecting the gate of PMOS 1505 to Bias_Mid, thereby turning off PMOS 1505 and disconnecting V_pwr from V_{DDP} .

30 Figure 16 is a schematic diagram illustrating a transistor implementation of Figure 14.

Figure 17 is a schematic diagram of a circuit that may be used to prevent stress on devices when voltage spikes appear at the pad. When transient voltages appear, the Bias_Mid 35 voltage changes momentarily due to the gate to drain overlap

5 capacitance (C_{gd}) of the driver NMOS. A capacitance (C_{bm}) is placed at the bias_mid node such that the transient voltage at the pad ($V_{pad,transient}$) gets divided between C_{gd} and C_{bm} depending on the ratio of the capacitances which gives the additional transient voltage on bias_mid($V_{bm,transient}$):

$$\Delta V_{bm,transient} = (C_{gd}/(C_{gd}+C_{bm})) * \Delta V_{pad,transient}$$

10 Also, when transient voltages appear, the voltage V_{GP1} on PMOS 207 gate changes momentarily due to the gate to drain overlap capacitance (C_{gdp}) of the driver PMOS. A capacitance (C_{gp}) is placed at the PMOS 207 gate node such that the transient voltage at the pad ($V_{pad,transient}$) gets divided between C_{gdp} and C_{gp} depending on the ratio of the capacitances which gives the additional transient voltage on PMOS 207 gate($V_{GP1} +$ Transient): $V_{GP1} + \text{Transient} = (C_{gdp}/(C_{gdp}+C_{gp})) * \Delta V_{pad,transient}$

20 Figure 18 is an embodiment of a circuit including multiple cooperating embodiments, such as those illustrated previously. The I/O circuit of Figure 18 employs 2.5 volt transistors, with an output voltage of 3.3 volts and a maximum input voltage of 5.5 Volts. The power supply voltages illustrated are $V_{DDO} = 3.3$ volts, $V_{DDP} = 2.5$ volts, $V_{DDC} = 1.2$ volts, V_{SSO} is 0 volts and V_{SSC} is 0 volts. The functioning of 25 the circuit is described below.

When V_{DDO} is above a predetermined value, for example 2.5 volts, and the I/O pad 1800 is enabled in an output mode (for example output enable signal OE is high). Under these 30 conditions the maximum pad voltage is V_{DDO} . V_{GP1} (the gate of PMOS device 303) is coupled to V_{DDC} through NMOS transistors 1101 and 1801, and accordingly PMOS 303 and PMOS 1505 are turned on. Block 901 generates an output Bias_1 voltage of V_{DDC} . PMOS 907 is turned-on in this condition, Bias_Mid has a 35 steady state value of V_{DDP} and PMOS 905 is turned off.

When V_{DDO} is below a predetermined value (in the present example 2.5 volts) and I/O pad 1800 is output enabled (i.e. OE is high) then V_{GP1} , the gate of PMOS device 303, is floating. Additionally PMOS device 1505 is turned-off and hence Bias_Mid is decoupled from V_{DDP} . PMOS devices 1201, 1203 and 1207 are turned on. Therefore the Bias_Mid steady-state voltage is between $V_{PAD} - kV_{Tp}$ and $V_{SSC} + nV_t$ where kV_{Tp} and nV_t are offset voltages due to the threshold voltages of PMOS semiconductor devices 1201, 1203, 1207 and NMOS semiconductor devices 909c, 910c, 911c and 912c respectively. Where k and n are integers reflecting a number of devices.

When V_{DDO} is above a pre-determined value, for example 2.5 volts, and when the I/O pad is in an output disabled condition (i.e. OE is low) and the pad voltage is below the predetermined voltage, for example 2.5 volts, then the following circuit conditions are present. PMOS device 1505 is turned on. Block 901 generates an output, Bias_1, voltage of V_{DDC} , accordingly PMOS device 907 is turned-on and the steady state voltage of Bias_Mid is V_{DDP} . PMOS 905 is turned off under these conditions. V_{GP1} (at the gate of PMOS device 303) is connected to the pad voltage, if V_{PAD} is greater than V_{DDO} , otherwise V_{GP1} is floating.

When V_{DDO} is above a pre-determined value, for example 2.5 volts, and when the I/O pad is in an output disabled condition (i.e. OE is low) and the pad voltage is above the predetermined voltage, for example 2.5 volts, then the following circuit conditions are present. Block 901 generates an output Bias_1 voltage of V_{DDO} . Accordingly PMOS device 907 is turned off, PMOS device 905 is turned on and the steady state Bias_Mid voltage is between $V_{DDO} - V_{Tp}$, as a minimum value, and $V_{SSC} + nV_t$, as a maximum value. The value nV_t is an

1 41980/NJP/B600-BP1707

offset voltage due to the threshold values of NMOS devices
909c, 910c, 911c and 912c. V_{GP1} , the gate of PMOS 303, is
5 coupled to the pad voltage, V_{PAD} , if V_{PAD} is greater than V_{DD0} .

When V_{DD0} is below a pre-determined value, for example 2.5
volts, and when the I/O pad is in an output disabled condition
(i.e. OE is low), then the following circuit conditions are
10 present. PMOS device 1505 is turned-off and hence Bias_Mid is
disconnected from V_{DDP} . PMOS devices 1201, 1203, and 1207 are
turned on. The steady state value of the Bias_Mid voltage is
between $V_{PAD} - kV_{Tp}$ and $V_{SSC} + nV_t$, where kV_{Tp} and nV_t are offset
voltages due to the threshold voltages of PMOS devices 1201,
15 1203, 1207 and NMOS devices 909c, 910c, 911c, and 912c. V_{GP1} ,
at the gate of PMOS device 303 is coupled to the pad voltage
(V_{PAD}) if V_{PAD} is greater than V_{DD0} . Under these conditions PMOS
device 303 is turned off.

20 Capacitors C_{bm} and C_{gp} in Figure 18 are used to insure that
Bias_Mid voltage and V_{GP1} voltage, respectively, are kept at
desirable levels when transient voltages appear at the pad as
described with respect to Figure 17.

25

30

35